To all Verilog CAM model users,

     I modified the Verilog model so that SBus memory is
initialized to all nines in hex--dram.ts.exp no longer
causes an x on the data bus.  Let me know of any problems.

                             Doug