utility check
input [trc]dataregs
netlist [nls]chip
itg [itg]dataregs
duration 1000
source vlsiqsim
output dataregs
create
quit
quit
