

*Architectural Synthesis and
Exploration using
Term Rewriting Systems*

*Arvind
James C. Hoe*

Laboratory for Computer Science
Massachusetts Institute of Technology
<http://www.csg.lcs.mit.edu>

Outline


- u Introduction
- u Term Rewriting Systems (TRS) as a Hardware Description Language
- u Hardware Synthesis from Term Rewriting Systems
- u Results

Internet/Communication Space

- u Rapidly changing functionality and performance requirements necessitate rapid hardware development
 - _ ATM, frame-relay, Gigabit Ethernet, packet-over-SONET protocols
 - _ voice-over-IP, video, streaming data,
QoS issues dominant
 - _ merger of LAN and WAN infrastructures
- u Currently addressed by
 - _ General-purpose or Embedded processors + ASICs
 - _ Network processors (*emerging*)

ASIC development time and cost is the limiting factor in product release

Current ASIC Design Flow



*Time pressure means:
little architecture exploration & high technology risk*


Our New Design Technology

- u Reduces time to market
 - _ Faster design capture
 - _ Same specification for simulation, verification and synthesis
 - _ Rapid feedback \Rightarrow architectural exploration
- u Enables rapid development of a large variety of chips with related designs
 - \Rightarrow complex systems-on-a-chip
- u Reduces manpower requirement

Makes designing hardware as commonplace as writing software

State-Centric Descriptions

Schematics



Hardware description languages

```
always @ (posedge Clk) begin
    if (a >= b) begin
        a <= a - b;
        b <= b;
    end else begin
        a <= b;
        b <= a;
    end
end
```

what does it describe?

Operation-Centric Descriptions

Euclid's Algorithm

$$\text{Gcd}(a, b) \text{ if } b \neq 0 \Rightarrow \text{Gcd}(b, \text{Rem}(a, b)) \quad (\text{Rule}_1)$$

$$\text{Gcd}(a, 0) \Rightarrow a \quad (\text{Rule}_2)$$

$$\text{Rem}(a, b) \text{ if } a < b \Rightarrow a \quad (\text{Rule}_3)$$

$$\text{Rem}(a, b) \text{ if } a \geq b \Rightarrow \text{Rem}(a-b, b) \quad (\text{Rule}_4)$$

Execution:

$$\begin{array}{l} \text{Gcd}(2,4) \\ \xRightarrow{R_3} \text{Gcd}(4,2) \\ \xRightarrow{R_4} \text{Gcd}(2, \text{Rem}(2,2)) \\ \xRightarrow{R_3} \text{Gcd}(2,0) \end{array} \quad \begin{array}{l} \xRightarrow{R_1} \text{Gcd}(4, \text{Rem}(2,4)) \\ \xRightarrow{R_1} \text{Gcd}(2, \text{Rem}(4,2)) \\ \xRightarrow{R_4} \text{Gcd}(2, \text{Rem}(0,2)) \\ \xRightarrow{R_2} 2 \end{array}$$

Hardware description?

Operation-Centric Description: MIPS

MIPS Microprocessor Manual

ADD rd, rs, rt

$GPR[rd] \leftarrow GPR[rs] + GPR[rt]$

$PC \leftarrow PC + 4$

*TRS as a
Hardware Description Language*

Term Rewriting System

a set of terms

*a set of
rewriting rules*

$\text{TRS} \equiv \langle A, R \rangle$

*hierarchically
organized
state elements*

*state
transitions*

$\text{System} \equiv \text{Structure} + \text{Behavior}$

An operation centric view of the world

TRS Execution Semantics

Given a set of rules and an initial term **s**

While (some rules are applicable to **s**)

{


◆ choose an applicable rule

(non-deterministic)

◆ apply the rule atomically to **s**

}

Architectural Description



AX Architectural Description

Type SYS = Sys(PROC, IPORT, OPORT)

Type PROC = Proc(PC, RF, PROG, BF)

Type PC = Bit[16]

Type RF = Array[RNAME] VAL

Type RNAME= Reg0 || Reg1 || Reg2 || . . .

Type VAL = Bit[16]


Type PROG = Array[PC] INST

Type BF = Fifo INST_D

Type IPORT = Iport VAL

Type OPORT= Oport VAL

*Abstract
Datatypes*



AX Instruction Set

Type INST = Loadi (RD, VAL)
|| Loadpc (RD)
|| Add (RD, R1, R2)
|| Sub (RD, R1, R2)
|| ...
|| Bz (RA,RC)
|| MovToO (R1)
|| MovFromI (RD)

Decoded instructions

Type INST_D = Add_d (RD, V1, V2) || ...

RD, RA, etc. are RNAME's. V1, V2, etc. are values

AX Processor Model: Fetch Rules


Fetch Add Rule

Proc(**pc**, rf, prog, bf)

if $r_1 \notin \text{target}(\text{bf}) \wedge r_2 \notin \text{target}(\text{bf})$

where $\text{Add}(r, r_1, r_2) = \text{prog}[\text{pc}]$

\Rightarrow Proc(**pc+1**, rf, prog, **enq(bf, Add_d(r, rf[r₁], rf[r₂]))**)



AX Processor Model: Execute Rules

Proc(pc, rf, prog, bf) if $r_1 \notin \text{target}(\text{bf}) \wedge r_2 \notin \text{target}(\text{bf})$

where $\text{Add}(r, r_1, r_2) = \text{prog}[\text{pc}]$


\Rightarrow Proc(pc+1, rf, prog, enq(bf, $\text{Add}_d(r, \text{rf}[r_1], \text{rf}[r_2])$))

Proc(pc, rf, prog, bf)

where $\text{Add}_d(r, v_1, v_2) = \text{first}(\text{bf})$

\Rightarrow Proc(pc, $\text{rf}[r := v_1 + v_2]$, prog, $\text{deq}(\text{bf})$)

“Execute Add”




TRS as an HDL

- u Clean, expressive, precise and concise
 - speculative & superscalar microarchitectures
[IEEE Micro, June '99]
 - memory models & cache coherence protocols
[ISCA99, ICS99]
- u Supports parallel and non-deterministic specifications
- u The correctness of a TRS can be verified against a reference TRS specification
- u Some pipelining can be done automatically as a source-to-source transformation on TRS's
- u Superscalar versions of TRS's can be derived mechanically from pipelined TRS's.

Synthesis from TRS's


From TRS to Synchronous FSM



- u Extract state elements (registers) from the type declaration
- u Extract state transition logic from the rules


Rule: As a State Transformer

\Rightarrow Proc(pc, rf, prog, bf) where $Bz_d(v_a, 0) = \text{first}(\text{bf})$
Proc(v_a , rf, prog, **clear(bf)**)




Reference Implementation

- u Synchronous state elements



- u Single transition per clock cycle


Scheduler




1. $\phi_i \Rightarrow \pi_i$
2. $\pi_1 \vee \pi_2 \vee \dots \vee \pi_n \Rightarrow \phi_1 \vee \phi_2 \vee \dots \vee \phi_n$
3. *One-rule-a-time* \Rightarrow at most one ϕ_i is true

Combining Logic from Multiple Rules

latch enables from different rules



next state values from different rules



Performance Considerations

- u Concurrent Execution


- _ Statically determine which transitions can be safely executed concurrently
- _ Generate a scheduler and update logic that allows as many concurrent transitions as possible

Caution: Concurrent firing of two rules can violate one-transition-at-a-time semantics if, for example, firing of one rule disables the other

Conflict-free rules

Quality of Synthesis

TRAC Synthesis Flow



Performance: TRS vs. Verilog


32-bit MIPS Integer Core

	CBA tc6a		LSI 10K	
	Area (cells)	Clock	Area (gates)	Clock
TRS	9521	10ns 100MHz	30756	19.48ns 51MHz
Verilog RTL	8960	11.4ns 88MHz	29483	23.79ns 42MHz

TRS 1 day
Verilog 1 month

Dan Rosenband & James Hoe

Architectural Derivatives



Non-pipelined
2-stage
3-stage

Other Dimensions:
Superscalar, Custom Instructions,
Number of Registers, Word Size ...


Derivatives and Feedback

- u Derivatives of a 32-bit 4-GPR embedded RISC processor
- u Synopsys RTL Analyzer reports GTECH area and gate delays (*no wiring or load model*)

	simple	2-stage	3-stage	3-stage,2-way
Delay	$30+X$	$\max(18+X,25)$	$\max(6+X,25)$	$\max(8+X,31)$
Delay($X=20$)	50	38	26	31
Area	4334	5753	6378	9492

unit area=1 NAND unit delay=1 NAND

Application: ASPN Chips



Application-Specific Programmable Network (ASPN) Chips are based on a core architecture and a set of domain-specific building blocks

TRAC allows **rapid customization** of ASPN designs with ASIC like performance for evolving needs and for different vertical markets within the communication space