Reference Implementation
Synchronous state elements
Single transition per clock cycle
R
D
LE
Q
WA
WD
WE
RA1
RA2
RA3
RD1
RD2
RD3
A
ED
EE
first
DE
CE
F
_full
_empty
Previous slide
Next slide
Back to first slide
View graphic version