TRAC Synthesis Flow
Std
Cell
Gate Array
FPGA
Transform
Compile
Synopsys
RTL Sim
C Sim
RTL
C
Design
SPEC
Previous slide
Next slide
Back to first slide
View graphic version