Performance: TRS vs. Verilog

32-bit MIPS Integer Core

Dan Rosenband & James Hoe

TRS 1 day

Verilog 1 month

Previous slide

Next slide

Back to first slide

View graphic version