Progress Through December 1999
Prototype TRS Synthesis / Compiler
Column Cache Implementation
Dedicated SRAM for embedded applications
Partitioned Cache for real-time applications
An Application Specific ISA
Column Cache
ISA w/ cache control inst.
TRS Compiler
Custom Embedded Microprocessor
Application
Stream
Real-Time
Multimedia
Previous slide
Next slide
Back to first slide
View graphic version