Project Overview
TRS
High Level Architecture Specification Language and Synthesis
Malleable Architectures
Arch. Specific ISA
Malleable Caches
Cache Specification
ISA Specification
TRS Compiler
Custom Embedded Microprocessor
Application
Stream
Real-Time
Multimedia
Next slide
Back to first slide
View graphic version